5



Abstract of the Disclosure

An integrated circuit thin film capacitor includes multiple layers of conductors separated by dielectric material. The conductive layers are connected to interconnect lands using conductive vias. The interconnect lands can be controlled collapse chip connection (C4) lands that allow the capacitor to be connected to a circuit board. In one embodiment, the capacitor is mounted on a circuit board in close proximity to a processor circuit. The multi layer capacitor of the present invention provides the ability to increase a capacitance value while lowering interconnect resistance and inductance.

Express Mail mailing label number: EL44000 20.	以 >
Date of Daposh: Murch 29, 2000 Date of Daposh: March 29, 2000	==
Delig of Day Desired with the	
United States Postal Service Express that role and so and to	
codressed to the Assistant Commissioner for Patents, Washington, D.C. 20201	
Primed Name: Shown thise	=
Ministr together.	====
Cloneline.	